Senior Principal Engineer
Free account needed to apply or save. It takes a minute, and we'll bring you right back to this job.
Key details
- Location
- Noida, UP, India
- Work style
- Onsite
- Level
- Lead / Staff+
- Job type
- Full-time
- Function
- Software engineering
- Focus area
- other
- Posted
- 2d ago
About the role
Job Description
Digital Design Engineer with hand on experience in Scan insertion, ATPG, GLS. And will be responsible for understanding the DFT architecture of the design and providing the scan insertion collaterals to the implementation team, to enable scan insertion flows during synthesis.
Should have proficiency in industry-standard DFT tools such as Mentor Tessent, Synopsys DFT Compiler, Cadence Encounter Test. Should be able to contribute to ATPG at partition and SoC level. .
Should have experience with DFT GLS simulation tools and methodologies, including fault modeling and coverage analysis. Should be familiar with industry standards such as IEEE 1149.1 (JTAG) and IEEE 1687 (IJTAG).
Effective communication and teamwork skills, with the ability to collaborate across functions.
#LI-DNI
Get jobs like this as soon as they're posted
ApplyHour checks company career sites all day and ranks every opening against your profile. Free to join.